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tion, the triggering pulses applied to the various stages 
can be combined in a facile manner to provide wave- 
forms having a zero redundancy factor, i.e., waveforms 
derived by linearly combining the outputs of the counter 
NAND gates have transitions synchronized with each 
It is, accordingly, an object of the present invention 
Another object of the invention is to provide a counter 
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United states of ~~~~i~~ as represented by the Ad. 
minisbator of the National Aeronautics and Space 
Administration NAND gate transition. 
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Filed July 24, 1967, Ser. No. 655,677 
Ilnt. CI. WQ3k 21 /06, 23/04 to provide a new and improved counter. 
i n  wherein onlv one binarv stage is activated at a time. 
US. GI. 328-42 8 Claims 
A counter comprises a plurality of cascaded binary 
stages, each of which, except the first, is driven by the 
previous stages and an input source through a NAND 
gate. Each NAND gate is connected directly to the input 
pulse source and to the output of the preceding flip-flop, 
as well as to complementary outputs of all of the other 
preceding flip-flops. Also disclosed is a digitally controlled 
oscillator, driven by a counter as described. 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government for 
governmental purposes without the payment of any royal- 
ties thereon or therefor. 
The present invention relates generally to counters 
and more particularly to a counter comprising a plurality 
of binary stages, only one of which changes state at a 
time. 
All prior art binary counting chains with which the 
inventor has familiarity, have employed switching arrange- 
ments wherein a plurality of stages are simultaneously 
switched from one state to another. Switching a plurality 
of binary counter stages simultaneously has a number 
of disadvantages, relating to power consumption, impre- 
cise triggering, noise and transients. In particular, the 
power consumed by a counter wherein a plurality of stages 
are simultaneously switched from one state to another, 
requires a driving pulse source of considerable current. 
If the driving pulse source does not have adequate power 
and current, there is a relatively great possibility that cer- 
tain of the stages draw an excessive amount of current 
relative to other stages, and prevent switching of other 
stages. Imprecise triggering, causing delays and, possibly, 
failure at all to trigger, occurs with prior art binary count- 
ers because of propagation delays occurring in the counter 
stages. Propagation delays can, in some instances, be so 
great as to cause interstage switching subsequently to 
the termination of input pulses. In other words, a counter 
stage requires a finite time to trigger from one state to 
another. When a plurality of stages are cascaded, these 
intervals are compounded and may, in toto, be greater 
than the duration of a pulse feeding the counter. Such an  
occurrence prevents triggering of a higher order stage 
which must be switched in response to triggering of a 
multiplicity of previous stages and the input pulse. 
According to the present invention, a counting chain 
is provided wherein only one stage is triggered at a time. 
In a preferred embodiment of the invention, triggering is 
accomplished by connecting a NAND gate to the input 
of the Ith counter stage. The NAND gate is connected to 
be responsive to an input pulse source and to the output 
of the (1-1) th counter stage. The Ith NAND gate responds 
to the complementary outputs of each of the other pre- 
ceding stages [ 1, 2 . . . (1-2)], whereby the Ith stage is 
activated to the exclusion of all other stages. 
By arranging a counting chain in the manner described, 
whereby only one counter stage is switched at a time, 
the problems associated with power consumption, trans- 
ients, noise and imprecise triggering are obviated. In addi- 
I" 
Still anotder object of the invention is to provide a new 
and improved counter that draws low power from a pulse 
source, is not subject to imprecise triggering, and is rela- 
tively immune to false triggering by noise and transients. 
A further object of the invention is to provide a new 
and improved counter controlled pulse source synthesizer, 
wherein the pulses are not necessarily periodic, and each 
pulse transition has a corresponding counter transition. 
The above and still further objects, features and ad- 
20 vantages of the present invention will become apparent 
upon consideration of the following detailed description 
of one specific embodiment thereof, especially when taken 
in conjunction with the accompanying drawings, wherein: 
FIG. 1 is a block diagram of one preferred embodiment 
25 of a counter according to a preferred embodiment of the 
FIG. 2 is a series of waveforms illustrating the manner 
FIG. 3 is a block diagram of a system in which a counter 
30 based upon the principles of FIG. 1 can be incorporated 
in a digitally controlled oscillator. 
Refernce is now made to FIG. 1 of the drawings where- 
in five cascaded, binary flip-flop stages 11-15 are con- 
nected as a counter. Each of the flip-flop stages 11-15 
35 is of the conventional, transistor bistable type, wherein 
the application of a negative going waveform to its input 
terminals, T1-T5, respectively, results in the flip-flop state 
being switched. Each of stages 11-15 includes a pair of 
complementary outputs (XI, X,, where XI is the output 
40 of the Ith stage) whereby a positive voltage is derived 
from one of the outputs while a zero voltage is derived 
from the other output. 
Stages 11-15, generally denominated as stages 1, 
2 . . . I . . . N (herbin N=5), are interconnected with 
45 each other and pulses from clock source 16 via NAND 
gates 21-24. Square wave pulses from clock source 
are applied in parallel to input terminal T1 of flip-flop 
stage 11 and to the input terminals T,T5 of flip-flop 
stages 12-15 via NAND gates 21 
The NAND gate feeding flip-flop stage I is connected 
with clock source 16 and the outputs of the lower order 
flip-flop stages [l, 2 . . . (I-l)], whereby the clock pulse 
source and the next lowest order stage (1-1) are coupled 
to the NAND gate for the Ith stage in unmodified form, 
55 while the outputs of all, other lower order stages (1, 
2 . . . 1-2) are coupled in complementary form to the 
input of the NAND gate feeding the Ith stage. Thus, 
NAND gate 21, feeding input terminal T2 of flipflop 12 
is connected to be responsive to the XI output of flip-flop 
80 11, and pulses (C) from clock 16. NAND gate 22 re- 
spons to the X2 output of flip-flop 12 and clock pulse C ,  
and to the xl output of flip-flop 11. In a similar man- 
ner, NAND gate 23 responds to the XI, xz and X3 out- 
puts of flip-flops 11, 12 and 13 and C pulses from clock 
85 pulse source 16. Responding to the complementary XI, xz and x3 outputs of flip-flops 11 and directly to the 
X, output of IXp-flop 14 and pulses from clock 16 is 
NAND gate 24. 
By arranging flip-flops 11-15 and NAND gates 21-24 
in the manner stated, only one of the flip-flops is switched 
at a time and switching of the Ith stage is always accom- 
15 
invention; 
in which the circuit of FIG. 1 operates; and 
50 
70 
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plished exactly in the cente of the square wave of the age, except during the interval of Xl, X2 and the clock 
(1-1) th flip-flop stage. By switching flip-flops 11-15 in pulse source having positive voltages. 
the manner stated, high operating speed, low power con- waveforms applied to NAND gate 22 
sumption and elimination of noise due to transients are during one pulse out of eight from clo 
provided. High speed is attained because the Ith flip-flop is of NAND gate 22 is at ground voltage 
triggered only in response to transitions from source 16. of I/s. The negative transitions in the output voltage Of 
The amount of power required and the possibility of NAND gate 22 are applied to input terminal T3 of flip- 
erroneous results introduced by noise are optimized be- flop 13, whereby the X3 output of flip-flop 13 is indicated 
cause the amount of current that clock source 16 must by waveform of FIG. 2F. The waveform of FIG. 2F is a 
feed to the various flip-flops at one instant of time is a series of square waves, having a period 8 times that of 
minimum. clock pulse source 16, wherein transitions occur in the 
In a preferred embodiment of the invention, flip-flops center of the square wave outputs of flip-flops 11 and 12. 
16-15 and NAND gates 21-24 are preferably integrated, NAND gate 23 responds to the X, square wave output 
transistor circuits. Flip-flops 11-13 are Signetics Corpora- of flip-flop 13, and the XI and Xz complementary outputs 
tion circuits SE 124, while flip-flops 14 and 15 are Texas 15 of flip-flops 11 and 12, respectively, as well as to clock 
Instrument flip-flops SN 510 and NAND gates 21-24 are pulse source 16 to derive the rectangular wave input to 
Signetics NAND gates SE 101. NAND gate 24 is modi- flip-flop 14, as indicated by FIG. 26. Flip-flop 14 re- 
fied, with an additional diode, so that it can handle five sponds to the negative transitions of the output of NAND 
input signals in a NAND configuration. While integrated gate 23 to derive the square wave of FIG. 2H, having a 
transistor circuits have been specifically utilized in the in- 20 repetitioll rate of of clock pulse source 16. From 
vention to conserve space and power requirements, it is FIG. 2H, transitions in the output of flip-flop 14 occur 
to be understood that other types of active elements, such in the center of the square wave outputs of flip-flops 11, 
as vacuum tubes, discrete semiconductor circuits and mag- 12 and 13, as indicated by FIGS. 2B, 2D and 2F, respec- 
netic core circuitry can be employed. tively. 
m e  output of flip-flop 14 is combined with pulses 
manner in which the counter circuit of FIG. 1 functions, from clock source 16 and the complementary outputs of 
reference is made to the waveforms illustrated by FIG. 2 flip-flops 11, 12 and 13 in NAND gate 24, having an out- 
of the drawings. In FIG. 2A, 32 cycles of square wave put represented by the waveform of FIG. 21. The out- 
6 are illustrated between lines 31 and 32. put of NAND gate 24 is positive except during one posi- 
Pulses from clock source 16 are considered as having a 30 tive pulse out of every 32 positive pulses in the wave train 
binary zero level of ground and a positive Voltage for derived from clock pulse source 16. The ground voltages 
the binary one state. Similarly, in the waveforms of FIGS. derived from each of NAND gates 21-24, as represented 
2B-2J zero and positive voltages represent the binary by tbe waveforms of FIGS. 2C, 2E, 2G and 21, respec- 
zero and one states, respectively. tively, never simultaneously occur. 
The negative transitions derived from NAND gate 24 
voltage of clock source 16, so that it is triggered from are coupled to the input terminal T5 of flip-flop 15, to 
one binary state to another in response to the trailing, activate the flip-flop so it derives the X5 waveform of FIG. 
negative going edge of each clock pulse. Hence, the wave- 25. The FIG. 25 waveform is a square wave having a 
form indicated by FIG. 2B is derived at the XI output frequency equal to y32 the frequency of clock pulse source 
terminal of flip-flop 11 while a complementarjr output is 40 16 and wherein transitions occur between transitions of 
derived at flip-flop XI output terminal. The waveform the square wave outputs of each of flip-flops 11-14. Thus, 
illustrated by FIG. 2B is combined with pulses from clock an examination of the waveforms of FIGS. 2B, 2D, 2F, 
source 16 in NAND gate 21, the output of which is indi- 2H and 2J, indicates that transitions in the outputs of 
cated by the waveform of FIG. 2C. From FIG. 2C, the flip-flops 11-15 are never simultaneous, whereby the 
output of NAND gate 21 is positive for three-quarters of 45 amount of power required from clock source 116 to acti- 
each cycle and negative only during the interval defined vate the several flip-flops from one state to another is 
output of flip-flop 11 and pulses from clock minimized. The non-simultaneous occurrence of ground 
FIG. 2A, being positive. The negative going voltage from each of NAND gates 21-24 has the addi- 
n the output of NAND gate 21 occurs in the tional advantage of enabling the outputs of the several 
center of the positive portion of the square wave derived 50 NAND gates to be combined in a relatively simple 
from terminal X1 of flip-flop 11. network, which may include only linear impedances. 
The negative going transitions in the waveform of FIG. While the circuit of FIG. 1 has been described in con- 
2C, applied to the input terminal TZ of flip-flop stage 12, junction with a counter having only five stages to achieve 
switch the flip-flop state, whereby the Xz waveform is a frequency division of 32, it is to be understood that the 
indicated by FIG. 2D. From FIG. 1D, transitions in the 55 principles of the invention can be expanded to include 
output of flip-flop 12 occur in the center of the positive a counter stage having any number of stages. In a gen- 
the waveform derived from flip-flop 11. Hence, eralized situation, where N counters are provided to effect 
1 and 12 have transitions that occur with time a frequency division of 2N, N flip-flops and (N-1) NAND 
displacements relative to each other and the power re- gates are provided; one NAND gate feeds the trigger in- 
quired from clock source 16 to activate the flip-flops is 60 put terminal of each flip-flop, except the first flip-flop. 
reduced compared to conventional prior art counters Each of the NAND gates responds directly to the input 
wherein the first and second counter stages are generally clock pulse source and the output of the preceding flip 
simultaneously activated. The number of pulses derived flop and is supplied with the complementary output of 
from flip-flop I2 is one-half the number of pulses gener- each of the other flip-flops. Thus, for example, the NAND 
ated by flip-flop 11, which in turn is one-half the mmber e5 gate feeding the Ith flip-flop, where I is every integer be- 
of clock pulses from source fQ whereby the oW?ut of tween 2 and N inclusive, is supplied with inputs desig- 
flip-flop 12 is a divide by four frequency division of pulses nated as C, XI, Xz. . . . xI+., Thereby, the I .  flip- 
from clock source 16. flop is supplied with a gating waveform represented as: 
The complementary output of flip-flop 11, derived at 
by FIG. 2B, is combined with pu s from clock source While NAND gates are preferably employed as the 
In response to the three inputs applied to it, NAND the various flip-flops, it is to be understood that the 
gate 22 derives the waveform indicated by FIG. 2E. From Boolean equivalents of the NAND gate logic can be 
FIG. 2E, the output of NAND gate 22 is a positive volt- 75 employed. For example, if inverter and OR gates are 
To provide a more complete understanding as to the 25 
Flip-flop stage 11 responds to the square wave output 35 
- 
terminal Xi, a phase inversion of the waveform indicated 70 C.;p,*T2 , . XI-Z.X,-, 
logical combining circuits feeding the input terminals of IQ and the XZ output of flip-flop in NAND gate Z2. 
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utilized in place of NAND gates, these gates are ar- at a positive voltage. Thereby, the positive voltage ap- 
ranged to provide an input to the Ith stage in accordance plied to terminal 48A causes the output of NAND gate 
with the Boolean expression: 47 to follow and be identical in shape with the voltage 
c 7 at terminal T3 of counter 41. When, however, a negative 
C+Xi+Xa+ + . +XI-zSx1-1 voltage is applied to terminal 48A, the NAND gate 47 
Because the inputs to the various flip-flops in the cir- responsive to the voltage at terminal Tz is activated SO 
cuit of FIG. 1 have ground potential at different times, that the output thereof is always positive. Thereby, the 
these waveforms are advantageously employed for selec- output of WAND gate 47 cannot follow transitions in the 
tively supplying pulses to a multilevel, or frequency, voltage derived from terminal T3 of counter 41. 
digital oscillator. One particular circuit configuration for 10 NAND gate 45 inverts the waveforms at terminal Tz 
deriving, on a selective basis, 64 different square wave out- and the output terminals of the six NAND gates 47 which 
put frequencies is illustrated by the block diagram of are activated. Inversion of only the activated NAND 
FIG. 3. gates occurs because a ground potential can be derived 
In the circuit diagram of FIG. 3, two synchronous , from O d Y  one of the NAND gates Or terminal Tz at a 
counters 41 and 42 are provided. Synchronous counter 41 15 time, whereby at any time instant all Of the inputs to 
includes 15 stages and is constructed in a manner similar NAND gates 45 are Positive, except Possibly one. con- 
to the five stage counter of FIG. i, utilizing the gener- sider the instance when zero control voltage is applied 
alized rules given supra. Counter 41 includes seven output to each of terminals 48A-48F, whereby each of NAND 
terminak T2-T8, taken respectively from the outputs of gates 47 generates a Positive V O h 9 .  The Positive volt- 
the NAND gates driving the second through eighth flip- 20 ages applied by NAND gates 47 to the input terminals of 
flop stages of the counter. Counter 41 includes fifteen NAND gab 45 enable NAND gate 45 to respond to the 
stages to derive a periodically occurring pulse for resetting rectangular waveform derived from tmninal Tz. In re- 
counter 42. The connection between counters 41 and 42 sponse to the negative transitions in the waveform derived 
enables the 7 stage counter 42 to derive a constant from terminal Tz, NAND gate 45 generates positive volt- 
frequency and predetermined phase output signal inde- 25 age% and at all other times the NAND gate output is at 
pendently of frequency drift of clock source 43. a zero level. 
Synchronous counter 42 includes 7 binary stage, to NOW consider the case wherein a positive voltage is 
provide a frequency division of 26=64, and can be a applied to terminal 4% whereby the output of the 
conventional counter or a counter of the type illustrated NAND gate 47 to terminal 48A is a replica 
by FIG. 1. Counters 41 and 42 are driven in parallel by 30 Of the voltage at terminal T3, as indicated by the wave- 
periodically occurring pulses from square wave clock form of FIG. 2E. NAND gate 45 TeSPndS to the Output 
source 43, with pulses derived from the stage of counter Of the NAND gate 47 connected to 48A and the 
41 being selectively gated to the count advance input voltage at terminal Ta of counter 41, as indicated by the 
of counter 42 with the clock pulse sources by AND waveform of FIG. 2c, to derive an output voltage that 
gate 44. 35 is positive only when the two signals being coupled there- 
T~ provide a periodic signal at the output of the last to are at ground level. At all other time instants, the out- 
stage of seven stage counter 42, the counter is period& put of NAND gate 45 is at ground potential, as indi- 
cally reset after 15 stage counter 41 has been cycled cated by the waveform indicated 
through a complete operating sequence. To this end, the In the manner described specifically for the NAND 
last stage of counter 41 is connected to the reset input 40 gate 47 connected to terminal 48, the Outputs of the other 
of counter 42, to return the latter counter to an initial NAND gates are selectively in NAND gate 
condition of each stage being set to a binary zero state 45 to fill the gaps in the wave train derived from NAND 
simultaneously ,with the stages of counter 41 being s k i -  gate 45, depending upon the desired repetition rate of the 
larly activated. output of synchronous counter 42. Consider the wave- to determine the manner by Which the 
to NAND gate 45, pulses from counter 41 are se1ectively BPS are filled; sPecifiCa&' coupling the T4 output, FIG. 
coupled to AND gate 44. The Tz output of counter 41 is 2Gs to NAND gate 45 the gap between the third 
coupled directly to NAND gate 45, while each of the re- and fifth Pulses in clock Source 43 while the T5 pulse, 
maining outputs of counter 41 (T3-T8) is coupled to the indicated by the waveform of FIG. 21, fills the gap be- 
NAND gate 45 via the cascaded combination of polarity 50 tween the seventh and ninth clock Pulse from source 43. 
inverters 46 and NAND gates 47. Each of NAND gates The Output Of NAND gate 45 is combined With sYn- 
47 is driven in parallel by pulses from clock source 43 chrOnizin€! pulses from Source 43 in AND gate 44 
and is selectively connected to control gating voltages at to drive counter 42 SO it derives Voltages related in fre- 
terminals 48A-F. Each of the control voltages at term& quency to the repetition rate of the NAND gate 45 out- 
nals 4IA-F selectively has a ground or a positive value, 55 Put. The manner in which synchronous counter 42 re- 
depending on the desired properties of the waveform gen- sponds to the selectively non-periodic inputs thereto to 
erated by N A m  gate 45. In response to the voltages at derive variable frequency signals, depending upon the 
terminals 48 being at the ground and positive levels, the repetitive nature of its input pulses, is described more 
corresponding signals at terminals T3-Ts are not in the copending application of Roger C. Cliff, Ser. 
gated through the corresponding NAND gates to NAND 60 No; 576,183, filed AUg. 26, 1966, now U.S. Pat. 3,464,018 
gate 45. assigned to the same assignee as the present invention, 
Coupling of signals from terminals T3-T8 to the input and need not be described in detail herein. 
of NAND gate 45 is understood by considering a spe- While I have described and illustrated one specific em- 
cific example; assume that the waveform at terminal T~ bodhent Of mY invention, it will be clear that variations 
is indicated by FIG. 2E and that the voltage at terminal 65 of the details Of construction which are specifically illus- 
48A is initially positive. Under the assumed conditions, trated and described may be made without departing 
inverter 46 responds to the waveform of FIG. 2A, at ter- from the true Spirit and scope of the invention as defined 
minal T3, to provide an inverted replica of the T3 output. in the 
The positive portion of the inverted T3 replica is com- What is claimed is: 
bined with the positive voltages of clock source 43 at 70 1. A frequency dividing counter responsive to a source 
terminal 48A, whereby the output of NAND gate 47 is of bi-level signals comprising at least three cascaded bi- 
negative. stable stages, means connecting the first of said stages to 
During all other portions of the rectangular waveform be responsive to said source, logic means interconnecting 
derived by inverter 46, when the inverter output is at a the other of said stages with each one another, said first 
zero level, the output of NAND gate 47 is maintained 75 stage and said source for changing the state of only one 
FIG. 
By selectively feeding the TaTs outputs of counter 41 45 forms Of 
claims. 
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of said stages in response to a transition of said source 
between one of said levels, and wherein each of said 
stages, except the first, is responsive to a signal derived 
by a NAND gate; the NAND gate feeding the Ith stage 
being directly responsive to the output of the first stage 
and the source and being responsive to the complement 
of each of the 2 . . . (I-11th stages; where I is selectively 
every one of said stages, except the first. 
2, A frequency dividing counter responsive to a source 
of bi-level square wave signal comprising at least three 
cascaded bi-stable stages, means connecting the first of 
said stages to be responsive to said source, and logic means 
interconnecting the other of said stages with each one 
another, said first stage and said source for changing the 
state of the Ith one of said other stages midway between 
transitions of the (I-1)th one of said stages, where I is 
selectively every one of said stages, except the first. 
3. The counter of claim 2 wherein each of said stages, 
except the first, is responsive to a signal derived by a 
NAND gate the NAND gate feeding the Ith stage being 
directly responsive to the output of the first stage and the 
source and being responsive to the complement of each 
of the 2 . . . (I-1)th stages, where I is selectively every 
one of said stages, except the first. 
4. The counter of claim 2 where said logic means in- 
cludes a logic circuit feeding each of said stages, except 
the first, the logic means feeding the Ith stage combining 
the output of the source and the outputs of the first, sec- 
ond, third . . . (I-l)th stages in accordance with 
c.x,*x,-x, . . . (XI-1) 
where: 
- -  - 
C is indicative of the 'binary value of the source; 
XI is indicativEf the binary value of the first stage; 
X,, X3 and (XI-l) are the complements of the outputs 
of the second, third and (1-1) th stages, respectively; 
and 
I is selectively every one of the stages. 
5. A frequency dividing counter responsive to a source 
of bi-level signal comprising at least three cascaded bi- 
-.- 
stable stages, means connecting the first of said stages to 
be responsive to said source, and logic means intercon- 
necting the other of said stages with each one another, 
said first stage and said source, said logic means including 
a logic circuit feeding each of said stages, except the first, 
the logic means feeding the Ith stage combining the out- 
put of the source and the outputs of the first, second, 
third . . . (I-1)th stages in accordance with: - -  - 
10 
C.X1*X2'X, .. . (.X&l) 
where: 
C is indicative of the binary value of the source; 
X1 is indicative of the binary value of the first stage; 
X2, X3 and (Xz) are the complements of the outputs 
of the second, third and (I-1)th stages, respectively; 
and 
I is selectively every one of the stages. 
6. The counter of claim 5 wherein the logic circuit for 
each of said stages comprises a NAND gate. 
7. The counter of claim 5 further including means for 
selectively combining the signals applied to each of said 
other stages to derive a bi-level wave form. 
8. The counter of claim 7 further including a counter 
- -  
2o 
25 responsive to said derived wave form. 
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